Select a location for
Intel Education
Home ›Intel® Education Initiative › 2008 Asia Academic Forum › Keynotes ›
Keynotes
 
Mark Bohr
 
 
Intel Senior Fellow
Intel Corporation

Mark Bohr Mark Bohr is an Intel Senior Fellow and Director of Process Architecture and Integration. He is a member of Intel’s Logic Technology Development group located in Hillsboro, Oregon, where he is responsible for directing process development activities for Intel’s advanced logic technologies. He joined Intel in 1978 and has been responsible for process integration and device design on a variety of process technologies for memory and microprocessor products. He is currently directing development activities for Intel's 22 nm logic technology. Bohr was born in Chicago, Illinois in 1953. He received the B.S. degree in industrial engineering in 1976 and the M.S. degree in electrical engineering in 1978, both from the University of Illinois, Urbana-Champaign. In 2008 he received the Distinguished Alumnus Award from the University of Illinois College of Engineering. Bohr is a Fellow of the Institute of Electrical and Electronics Engineers and was the recipient of the 2003 IEEE Andrew S. Grove award. In 2005 he was elected to the National Academy of Engineering. He holds 52 patents in the area of integrated circuit processing and has authored or co-authored 43 published papers.

Presentation Title Delivering Innovation from Research to Manufacturing

Abstract:
Following Moore’s Law over the past forty years has provided our industry with remarkable improvements in product performance at lower cost per transistor. These benefits have been realized largely due to the wonderful scaling properties of silicon MOSFETs. Following basic MOSFET scaling rules has served our industry well, but limits are being reached in how useful simple scaling alone can be. To address this shortfall, innovations are needed in device materials and structures to deliver the expected improvements in density, performance and power. To deliver these innovations on the regular cadence demanded by Moore’s Law an effective research-development-manufacturing pipeline is needed that is capable of taking early research ideas from a variety of industry and academic sources and move the best ones through the development phase and into high volume manufacturing. This talk will describe some of the important device innovations that have made it through Intel’s research-development-manufacturing pipeline to enable successful products, as well as some of the future research options being evaluated.

 
Kevin Kahn
 
 
Intel Senior Fellow
Intel Corporation

Dr. Kevin Kahn Dr. Kahn is an Intel Senior Fellow, the corporation’s highest technical position, and currently the Director of the Communications Technology Lab, a corporate advanced development and research lab in Intel’s Corporate Technology Group responsible for radio, optical, and copper physical layer technologies, as well as higher level protocol work. Additionally, he helps drive communications strategies and policy for the corporation. Some of his primary current focuses are broadband access to the home and mobile devices, wireless WANs, LANs, and PANs, spectrum policy, and related Internet issues. He also chairs the Intel Communications Research Council, which oversees research activities between Intel and academic programs. He currently serves on the Commerce Department Spectrum Management Advisory Committee, the Computer Science and Telecommunications Board of the National Research Council, on various academic advisory committees, and is a regular participant in Telecommunications Workshops of the Aspen Institute. Throughout his 31-year career with Intel, he has worked in system software development, operating systems, processor architecture, and various strategic planning roles. He has held both management and senior individual contributor roles. He holds a B.Sc. in Mathematics from Manhattan College, and M.S. and Ph.D. in Computer Science from Purdue University.

Dr. Kahn is based at Intel’s facility in Hillsboro, Oregon.

Presentation Title Redefining Mobility: Carry Small, Live Large

Abstract:
What does the mobile future look like? As we are on the move, more and more of our everyday lives, we ask ourselves: Has mobile technology kept up with our lives? Can technology make life simpler by delivering what we want, when and where we want it? Join Kevin Kahn, Intel Senior Fellow, as he takes a technical view of current industry trends that are converging to enable new user experiences and redefining our views of mobility. This presentation will explore key communications and platform technology advances that make this future possible as well as the technical challenges that need to be addressed. Come hear Intel’s perspective on the future of mobility and the opportunities for all of us that lie ahead.

 
Stephen S. Pawlowski
 
 
Intel Senior Fellow
Digital Enterprise Group
Chief Technology Officer, Digital Enterprise Group and
General Manager, Architecture and Planning

Stephen S. Pawlowski Stephen S. Pawlowski is an Intel Senior Fellow. He is the Digital Enterprise Group Chief Technology Officer and General Manager for Architecture and Planning for Intel Corporation.

Pawlowski joined Intel in 1982. He led the design of the first Multibus I Single Board Computer based on the 386 processor. He was a lead architect and designer for Intel's early desktop PC and high performance server products and was the co-architect for Intel's first P6 based server chipsets. He helped define the system bus interfaces for Intel's P6 family processors, the Pentium® 4 processor and Itanium™ processor. He also created and led the research for Intel's agile radio architecture for a future generation of wireless products and prior to his current assignment was the director of Corporate Technology Group's Microprocessor Technology Lab.

Pawlowski graduated from the Oregon Institute of Technology in 1982 with bachelor's degrees in electrical engineering technology and computer systems engineering technology, and received a master's degree in computer science and engineering from the Oregon Graduate Institute in 1993.

Pawlowski holds 56 patents in the area of system, and microprocessor technologies. He has received three Intel Achievement Awards.

Presentation Title The Path to Exascale Computing

Abstract:
Computing is becoming ever more powerful. Today’s personal computing is yesterday’s super computing. Therefore, it is important to research on the future HPC. Marching towards Exascale is evolutionary and revolutionary. This talk will provide a technology vision on how to get there. Beyond the performance, there is a bigger emphasis on power and platform balance with high memory and I/O bandwidth to feed the machines.